[Tutorial] Designing a CPU in VHDL: https://domipheus.com/blog/designing-a-cpu-in-vhdl-part-3-instruction-set-decoder-ram/